

1MHz, 60uA, Rail-to-Rail I/O CMOS Operational Amplifiers

PRODUCT DESCRIPTION

The FC321SOT(single)are rail-to-rail input and Output voltage feedback amplifier offering low cost. They have a wide input common-mode voltage range and output voltage swing, and take the minimum operating supply voltage down to 2.1V and the maximum recommended supply voltage is 5.5V. temperature range.


The FC321SOT provide 1MHz bandwidth at a low current consumption of 60μ A per amplifier. Very low input bias currents of 10pA enable FC321SOT to be used for integrators, photodiode amplifiers, and piezoelectric sensors. Rail-to-rail inputs and outputs are useful to designers buffering ASIC in singlesupply systems. Applications for the series amplifiers include safety monitoring, portable equipment, battery and power supply control, and signal conditioning and interfacing for transducers in very low power systems.

FEATURES

- Low Cost
- Rail-to-Rail Input and Output 0.8mV Typical VOS
- Unity Gain Stable
- Gain Bandwidth Product: 1MHz
- Very Low Input Bias Currents:
- Operates on 2.1V to 5.5V Supplies
- Input Voltage Range:-0.1V to +5.6V with VS = 5.5V
- Low Supply Current: <60µA
- Small Packaging: FC321SOT Available in SOT-23-5L

ABSOLUTE MAXIMUM RATINGS

PIN CONFIGURATIONS



APPLICATIONS

- ASIC Input or Output Amplifier
- Sensor Interface
- Piezo Electric Transducer Amplifier
- Medical Instrumentation
- Mobile Communication
- Audio Output
- Portable Systems
- Smoke Detectors
- Notebook PC
- PCMCIA Cards
- Battery Powered Equipment
- DSP Interface

Supply Voltage, V+ to V	7.5V
Common-Mode Input Voltage	
Storage Temperature Range	–65℃ to +150℃
Junction Temperature	160 ℃
Operating Temperature Range	45℃ to +70℃
Lead Temperature Range (Soldering 10 sec)	260 ℃

NOTE:

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





FC321SOT

ELECTRICAL CHARACTERISTICS: V_S = +5V

(At RL = $100K\Omega$ connected to Vs/2, and VOUT = Vs/2, unless otherwise noted.)

	CONDITIONS	FC321SOT				
PARAMETER		TYP MIN/MAX OVER TEMPERATU			RATURE	
		+ 25 ℃	+25 ℃	-45℃ to 75℃	UNITS	MIN/ MAX
INPUT CHARACTERISTICS					•	
Input Offset Voltage (VOS)		±0.8	±5	±6	mV	MAX
Input Bias Current (IB)		10			pА	TYP
Input Offset Current (IOS)		10			pА	TYP
Common-Mode Voltage Range (VCM)	VS=5.5V	-0.1to+5.6			V	TYP
Common-Mode Rejection Ratio (CMRR)	VS=5.5V, VCM=-0.1V to 4V	70	62	62	dB	MIN
	VS= 5.5V, VCM=-0.1V to 5.6V	68	56	55	dB	MIN
Open-Loop Voltage Gain (AOL)	RL= 5KΩ ,Vo=0.1V to 4.9V	80	70	70	dB	MIN
	RL=100KΩ,Vo=0.035V to 4.965V	84	80	80	dB	MIN
OUTPUT CHARACTERISTICS						
Output Voltage Swing from Rail	RL = 100KΩ	0.008			V	TYP
	RL = 10KΩ	0.08			V	TYP
Output Current (IOUT)		27	20	18.8	mA	MIN
POWER SUPPLY						
			2.1	2.5	V	MIN
Operating Voltage Range			5.5	5.5	V	MAX
	Vs =+2.5V to + 5.5V					
Power Supply Rejection Ratio (PSRR)	VCM= (-VS) + 0.5V	82	60	58	dB	MIN
Quiescent Current (IQ)	IOUT = 0	60	80	86	μA	MAX
VESD	ESD Tolerance (Note 1)					
	Machine Model		350		V	MIN
	Human Body Model		4000		V	MIN

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Note 1.Human Body Model, applicable std. MIL-STD-883, Method 3015.7

Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC)

Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).




ELECTRICAL CHARACTERISTICS(Con.)

	CONDITIONS	FC321SOT				
PARAMETER		ТҮР	MIN/MAX OVER TEMPERATURE			RATURE
		+25 ℃	+25 ℃	-45℃ to 75℃	UNITS	MIN/ MAX
DYNAMIC PERFORMANCE						
Gain-Bandwidth Product (GBP)	CL= 100pF	1			MHz	TYP
Slew Rate (SR)	G = +1, 2V Output Step	0.52			V/µs	TYP
Settling Time to 0.1% (tS)	G = +1, 2V Output Step	5.3			μs	TYP
Overload Recovery Time	VIN ⋅Gain = VS	2.6			μs	TYP
NOISE PERFORMANCE						
Voltage Noise Density (en)	f = 1kHz	27			n∖√ _{Hz}	TYP
	f = 10kHz	20			n\√ _{Hz}	TYP

TYPICAL PERFORMANCE CHARACTERISTICS

(At TA = +25 $^\circ\!C$, VS = +5V, and RL = 100K Ω connected to Vs/2, unless otherwise noted.)






FC321SOT

TYPICAL PERFORMANCE CHARACTERISTICS(Con.)

(At TA = +25 $^\circ\!C$, VS = +5V, and RL = 100K Ω connected to Vs/2, unless otherwise noted.)




First Silicon



FC321SOT

TYPICAL PERFORMANCE CHARACTERISTICS(Con.)



APPLICATION NOTES

Driving Capacitive Loads

The FC321SOT can directly drive 250pF in unity-gain without oscillation. The unity-gain follower (buffer) is the most sensitive configuration to capacitive loading. Direct capacitive loading reduces the phase margin of amplifiers and this results in ringing or even oscillation. Applications that require greater capacitive drive capability should use an isolation resistor between the output and the capacitive load like the circuit in Figure 1. Theisolation resistor RISO and the load capacitor CL form a zero to increase stability. The bigger the Riso resistor value, the more stable VOUT will be. Note that this method results in a loss of gain accuracy because Riso forms a voltage divider with the RLOAD.




Figure 1. Indirectly Driving Heavy Capacitive Load

An improvement circuit is shown in Figure 2, It provides DC accuracy as well as AC stability. RF provides the DC accuracy by connecting the inverting signal with the output, CF and RIso serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's inverting input, thereby preserving phase margin in the overall feedback loop.




Figure 2. Indirectly Driving Heavy Capacitive Load with DC Accuracy

First Silicon



For no-buffer configuration, there are two others ways to increase the phase margin: (a) by increasing the amplifier's gain or (b) by placing a capacitor in parallel with the feedback resistor to counteract the parasitic capacitance associated with inverting node.

Power-Supply Bypassing and Layout

The FC321SOT family operates from either a single +2.5V to +5.5V supply or dual ±1.25V to ±2.75V supplies. For single-supply operation, bypass the power supply VDD with a 0.1µF ceramic capacitor which should be placed close to the VDD pin. For dual-supply operation, both the VDD and the VSS supplies should be bypassed to ground with separate 0.1µF ceramic capacitors. 2.2µF tantalum capacitor can be added for better performance.




Figure 3. Amplifier with Bypass Capacitors

TYPICAL APPLICATION CIRCUITS

Differential Amplifier

The circuit shown in Figure 4 performs the difference function. If the resistors ratios are equal (R4 / R3 = R2 / R1, then VOUT = (Vp - Vn) × R2 / R1 + VREF.




Figure 4. Differential Amplifier



TYPICAL APPLICATION CIRCUITS(Con.)

Instrumentation Amplifier

The circuit in Figure 5 performs the same function as that in Figure 4 but with the high input impedance.




Figure 5. Instrumentation Amplifier

Low Pass Active Filter

The low pass filter shown in Figure 6 has a DC gain of (-R2 / R1) and the -3dB corner frequency is $1/2\pi R2C$. Make sure the filter is within the bandwidth of the amplifier. The Large values of feedback resistors can couple with parasitic capacitance and cause undesired effects such as ringing or oscillation in high-speed amplifiers. Keep resistors value as low as possible and consistent with output loading consideration.






Figure 6. Low Pass Active Filter




SOT-23-5L Package Outline Dimensions





Symbol	Dimensions In Millimeters		Dimensior	ns In Inches
Symbol	Min.	Max.	Min.	Max.
Α	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
С	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
Е	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
е	0.950(BSC)		0.037	(BSC)
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°

SOT-23-5L Suggested Pad Layout



Note:

Controlling dimension:in millimeters.
General tolerance:±0.05mm.
The pad layout is for reference purposes only.