




## N-Channel Enhancement Mode Field Effect Transistor


**DFN3.3X3.3**


### Product Summary

- $V_{DS}$  100V
- $I_D$  40A
- $R_{DS(ON)}$  (at  $V_{GS}=10V$ ) < 18.5 mohm
- $R_{DS(ON)}$  (at  $V_{GS}=4.5V$ ) < 22.5 mohm
- 100% UIS Tested
- 100%  $\nabla V_{DS}$  Tested

### General Description

- Split gate trench MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low  $R_{DS(ON)}$

### Applications

- Consumer electronic power supply
- Motor control
- Synchronous-rectification
- Isolated DC/DC convertor
- Invertors

### Absolute Maximum Ratings ( $T_A=25^\circ C$ unless otherwise noted)

Parameter		Symbol	Limit	Unit
Drain-source Voltage		$V_{DS}$	100	V
Gate-source Voltage		$V_{GS}$	$\pm 20$	V
Drain Current	Tc=25°C	$I_D$	40	A
	Tc=100°C		25.3	
Pulsed Drain Current <sup>A</sup>		$I_{DM}$	160	A
Avalanche energy <sup>B</sup>		$E_{AS}$	81	mJ
Total Power Dissipation <sup>C</sup>	Tc=25°C	$P_D$	54	W
	Tc=100°C		21	
Junction and Storage Temperature Range		$T_J, T_{STG}$	-55 ~ +150	°C

### Thermal resistance

Parameter		Symbol	Typ	Max	Units
Thermal Resistance Junction-to-Ambient <sup>D</sup>	$t \leq 10S$	$R_{\theta JA}$	25	30	°C/W
Thermal Resistance Junction-to-Ambient <sup>D</sup>	Steady-State		50	60	
Thermal Resistance Junction-to-Case	Steady-State		1.8	2.3	

### Ordering Information (Example)

PREFERRED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
FTK40G10ADFN33	F1	QG40G10	5000	10000	100000	13" reel



# FTK40G10DFN33

## ■Electrical Characteristics ( $T_J=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
<b>Static Parameter</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	100			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}}=100\text{V}, V_{\text{GS}}=0\text{V}$			1	$\mu\text{A}$
Gate-Body Leakage Current	$I_{\text{GSS}}$	$V_{\text{GS}}= \pm 20\text{V}, V_{\text{DS}}=0\text{V}$			$\pm 100$	nA
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.0	1.8	3.0	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=20\text{A}$		15	18.5	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=20\text{A}$		18	22.5	
Diode Forward Voltage	$V_{\text{SD}}$	$I_{\text{S}}=20\text{A}, V_{\text{GS}}=0\text{V}$			1.3	V
Maximum Body-Diode Continuous Current	$I_{\text{S}}$				40	A
Gate resistance	$R_{\text{G}}$	f=1MHz, Open drain		1		$\Omega$
<b>Dynamic Parameters</b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}}=-50\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$		1051		pF
Output Capacitance	$C_{\text{oss}}$			399		
Reverse Transfer Capacitance	$C_{\text{rss}}$			18		
<b>Switching Parameters</b>						
Total Gate Charge	$Q_{\text{g}}$	$V_{\text{GS}}=10\text{V}, V_{\text{DS}}=50\text{V}, I_{\text{D}}=25\text{A}$		16		nC
Gate-Source Charge	$Q_{\text{gs}}$			5.6		
Gate-Drain Charge	$Q_{\text{gd}}$			2.4		
Reverse Recovery Charge	$Q_{\text{rr}}$	$I_{\text{F}}=20\text{A}, \text{di/dt}=100\text{A/us}$		42		ns
Reverse Recovery Time	$t_{\text{rr}}$			39.8		
Turn-on Delay Time	$t_{\text{D(on)}}$			39.2		
Turn-on Rise Time	$t_{\text{r}}$	$V_{\text{GS}}=10\text{V}, V_{\text{DD}}=50\text{V}, I_{\text{DS}}=25\text{A}$ $R_{\text{GEN}}=2.2\Omega$		11		ns
Turn-off Delay Time	$t_{\text{D(off)}}$			53.2		
Turn-off fall Time	$t_{\text{f}}$			15.8		

- A. Repetitive rating; pulse width limited by max. junction temperature.
- B.  $V_{\text{DD}}=50\text{V}$ ,  $R_{\text{G}}=25\Omega$ ,  $L=0.5\text{mH}$ .
- C. Pd is based on max. junction temperature, using junction-case thermal resistance.
- D. The value of  $R_{\theta JA}$  is measured with the device mounted on 1in2-FR4 board with 2oz. Copper, in a still air environment with  $TA = 25^\circ\text{C}$ . The Power dissipation PDSM is based on  $R_{\theta JA} \leq 10\text{s}$  and the maximum allowed junction temperature of  $150^\circ\text{C}$ . The value in any given application depends on the user's specific board design.

## ■ Typical Performance Characteristics




Figure1. Output Characteristics




Figure2. Transfer Characteristics




Figure3. Capacitance Characteristics




Figure4. Gate Charge




Figure5. : On-Resistance vs. Gate to Source Voltage




Figure6.Normalized On-Resistance

## ■ Typical Performance Characteristics(continued)




Figure7. Drain current




Figure8.Safe Operation Area





Figure9.Normalized Maximum Transient thermal impedance

**■ DFN3.3x3.3 Package information****Top View**

正面视图

**Bottom View**

背面视图

**Side View**

侧面视图

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
D	3.15	3.25	3.35
E	3.15	3.25	3.35
A	0.70	0.80	0.90
A1	0.2 BSC		
D1	2.20	2.35	2.50
E1	1.80	1.90	2.00
L	0.35	0.45	0.55
b	0.20	0.30	0.40
e	0.65 BSC		