




**N-Channel Enhancement Mode Field Effect Transistor**

Top View



Bottom View

**DFN3333-8L****Product Summary**

- $V_{DS}$  60V
- $I_D$  (Silicon limited) 62A
- $R_{DS(ON)}$  (at  $V_{GS}=10V$ ) < 7.5 mohm
- $R_{DS(ON)}$  (at  $V_{GS}=4.5V$ ) < 10 mohm
- 100% EAS Tested

**General Description**

- Split Gate Trench MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low  $R_{DS(ON)}$
- Moisture Sensitivity Level 3
- Epoxy Meets UL 94 V-0 Flammability Rating
- Halogen Free

**Applications**

- DC-DC Converters
- Power management functions
- Industrial and Motor Drive application

**Absolute Maximum Ratings ( $T_A=25^\circ C$  unless otherwise noted)**

Parameter	Symbol	Limit	Unit
Drain-source Voltage	$V_{DS}$	60	V
Gate-source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current (Silicon limited)	$I_D$	12	A
		7.5	
		62	
		39	
Pulsed Drain Current <sup>a</sup>	$I_{DM}$	186	A
Avalanche energy <sup>b</sup>	$E_{AS}$	162	mJ
Total Power Dissipation <sup>c</sup>	$P_D$	2.2	W
		0.9	
		45	
		18	
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 ~ +150	°C

**Thermal resistance**

Parameter	Symbol	Typ	Max	Units
Thermal Resistance Junction-to-Ambient <sup>d</sup>	$R_{\Theta JA}$	18	22	°C/W
Thermal Resistance Junction-to-Ambient <sup>d</sup>		45	55	
Thermal Resistance Junction-to-Case	$R_{\Theta JC}$	2.3	2.8	

**Ordering Information (Example)**

PREFERRED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
FTK62G06ADFN33	F1	Q62G06	5000	10000	100000	13" reel



# FTK62G06ADFN33

## ■ Electrical Characteristics ( $T_J=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions		Min	Typ	Max	Units	
<b>Static Parameter</b>								
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=250\mu\text{A}$		60			V	
Zero Gate Voltage Drain Current	$\text{I}_{\text{DSS}}$	$\text{V}_{\text{DS}}=60\text{V}, \text{V}_{\text{GS}}=0\text{V}$	$T_J=25^\circ\text{C}$			1	$\mu\text{A}$	
			$T_J=55^\circ\text{C}$			5		
Gate-Body Leakage Current	$\text{I}_{\text{GSS}}$	$\text{V}_{\text{GS}}= \pm 20\text{V}, \text{V}_{\text{DS}}=0\text{V}$				$\pm 100$	nA	
Gate Threshold Voltage	$\text{V}_{\text{GS(th)}}$	$\text{V}_{\text{DS}}= \text{V}_{\text{GS}}, \text{I}_D=250\mu\text{A}$		1.2	1.7	2.5	V	
Static Drain-Source On-Resistance	$\text{R}_{\text{DS(ON)}}$	$\text{V}_{\text{GS}}= 10\text{V}, \text{I}_D=20\text{A}$			5.8	7.5	$\text{m}\Omega$	
		$\text{V}_{\text{GS}}= 4.5\text{V}, \text{I}_D=10\text{A}$			7.3	10		
Diode Forward Voltage	$\text{V}_{\text{SD}}$	$\text{I}_S=20\text{A}, \text{V}_{\text{GS}}=0\text{V}$			0.85	1.3	V	
Maximum Body-Diode Continuous Current	$\text{I}_S$					62	A	
<b>Dynamic Parameters</b>								
Input Capacitance	$\text{C}_{\text{iss}}$	$\text{V}_{\text{DS}}=35\text{V}, \text{V}_{\text{GS}}=0\text{V}, f=1\text{MHz}$			2000		$\text{pF}$	
Output Capacitance	$\text{C}_{\text{oss}}$				390			
Reverse Transfer Capacitance	$\text{C}_{\text{rss}}$				13			
Gate Resistance	$\text{R}_g$	$f=1\text{MHz}, \text{Open drain}$			1.6		$\Omega$	
<b>Switching Parameters</b>								
Total Gate Charge	$\text{Q}_g(10\text{V})$	$\text{V}_{\text{DS}}=30\text{V}, \text{I}_D=20\text{A}$			34		$\text{nC}$	
Total Gate Charge	$\text{Q}_g(4.5\text{V})$				15.8			
Gate-Source Charge	$\text{Q}_{\text{gs}}$				7.8			
Gate-Drain Charge	$\text{Q}_{\text{gd}}$				5.2			
Reverse Recovery Charge	$\text{Q}_{\text{rr}}$	$I_F=20\text{A}, \text{di}/\text{dt}=200\text{A}/\text{us}$			36		$\text{ns}$	
Reverse Recovery Time	$t_{\text{rr}}$				27			
Turn-on Delay Time	$t_{\text{D(on)}}$	$\text{V}_{\text{GS}}=10\text{V}, \text{V}_{\text{DD}}=30\text{V}, \text{I}_D=12\text{A}$ $R_{\text{GEN}}=3\Omega$			10		$\text{ns}$	
Turn-on Rise Time	$t_r$				36			
Turn-off Delay Time	$t_{\text{D(off)}}$				30			
Turn-off fall Time	$t_f$				57			

- A. Repetitive rating; pulse width limited by max. junction temperature.
- B.  $\text{V}_{\text{DD}}=50\text{V}, R_g=25\Omega, L=1\text{mH}, I_{AS}=18\text{A}.$
- C.  $P_d$  is based on max. junction temperature, using junction-case thermal resistance.
- D. The value of  $R_{\theta JA}$  is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, in a still air environment with  $T_A = 25^\circ\text{C}$ . The Power dissipation  $P_{DSM}$  is based on  $R_{\theta JA} t \leq 10\text{s}$  and the maximum allowed junction temperature of  $150^\circ\text{C}$ . The value in any given application depends on the user's specific board design.

## ■ Typical Performance Characteristics




Figure1. Output Characteristics




Figure2. Transfer Characteristics




Figure3. Capacitance Characteristics




Figure4. Gate Charge




Figure5. Drain-Source on Resistance




Figure6. Normalized On-Resistance




Figure7. Drain current




Figure8. Safe Operation Area






Figure8. Normalized Maximum Transient Thermal Impedance


### ■DFN3333-8L Package information



Top View



Bottom View




Side View

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
D	3.15	3.25	3.35
E	3.15	3.25	3.35
A	0.70	0.80	0.90
A1		0.20 BSC	
A2			0.10
D1	2.20	2.35	2.50
E1	1.80	1.90	2.00
L1	0.35	0.45	0.55
L2		0.35 BSC	
b	0.20	0.30	0.40
e		0.65 BSC	

Note:

1. Controlling dimension: in millimeters.
2. General tolerance: +/-0.10mm.
3. The pad layout is for reference purposes only.



Suggested Solder Pad Layout  
Top View