

7Amps, 650Volts N-Channel Super Junction MOS-FET

Product Summary


$V_{DS} @ T_{j,max}$	650V
$R_{DS(on),max}$	0.64Ω
I_{DM}	28A
$Q_{g,typ}$	16nC

DESCRIPTION


FTK7NS65 Power MOS FET is fabricated using advanced super junction technology. The resulting device has extremely low on resistance, making it especially suitable for applications which require superior power density and outstanding efficiency.

FEATURES

- Ultra fast body diode
- Ultra low $R_{DS(on)}$
- Ultra low gate charge (typ. $Q_g = 16nC$)
- 100% UIS tested
- RoHS compliant



SYMBOL



Applications

- Power factor correction (PFC).
- Switched mode power supplies (SMPS).
- Uninterruptible power supply (UPS).

ORDERING INFORMATION

Order Number	Package	Pin Assignment			Packing
		1	2	3	
FTK7NS65P	TO-220	G	D	S	Tube
FTK7NS65F	TO-220F	G	D	S	Tube
FTK7NS65D	TO-252	G	D	S	Reel & Taping
FTK7NS65I	TO-251	G	D	S	Tube

Note: Pin Assignmen: G: Gate D: Drain S: Source



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Drain - Source Voltage	V_{DSS}	650	V
Continuous drain current ($T_c = 25^\circ\text{C}$)	I_D	7	A
($T_c = 100^\circ\text{C}$)		4.4	A
Pulsed drain current ¹⁾	I_{DM}	28	A
Gate - Source voltage	V_{GSS}	± 30	V
Avalanche energy, single pulse ²⁾	E_{AS}	261	mJ
Avalanche energy, repetitive ¹⁾	E_{AR}	0.5	mJ
Avalanche current, repetitive ¹⁾	I_{AR}	2	A
Power Dissipation ($T_c = 25^\circ\text{C}$)	P_D	83	W
- Derate above 25°C		0.67	W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{STG}	-55 to +150	$^\circ\text{C}$
Continuous diode forward current	I_S	7	A
Diode pulse current	$I_{S,pulse}$	28	A

Thermal Characteristics TO-220/TO-251/TO-252

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	2.5	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62	$^\circ\text{C/W}$

Thermal Characteristics TO-220F

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	4.3	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	80	$^\circ\text{C/W}$



Electrical Characteristics

$T_c = 25^\circ\text{C}$ unless otherwise noted

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Drain –Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=250\mu A$	650	--	--	V
Drain–Source Leakage Current	I_{DSS}	$V_{DS}=650V, V_{GS}=0V$	--	--	1.0	μA
Gate–Source Leakage Current	I_{GSS}	$V_{GS}=\pm 30V, V_{DS}=0V$	--	--	± 100	nA
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}, I_D=250\mu A$	2.0	--	4.0	V
Static Drain– Source on State Resistance	$R_{DS(on)}$	$V_{GS}=10V, I_D=3.5A$	--	0.55	0.64	Ω
Gate resistance	R_g	$f=1MHz$	--	7.0	--	Ω
Input Capacitance	C_{ISS}	$V_{DS}=100V, V_{GS}=0V, f=1.0MHz$	--	423	--	pF
Output Capacitance	C_{OSS}		--	27	--	
Reverse Transfer Capacitance	C_{RSS}		--	1.9	--	
Turn–on Delay Time	$t_{d(on)}$	$V_{DD}=325V, I_D=7.0A, V_{GS}=10V, R_G=24\Omega$ (Note 4,5)	--	16	--	ns
Turn–on Rise Time	t_r		--	29	--	
Turn–off Delay Time	$t_{d(off)}$		--	44	--	
Turn–off Fall Time	t_f		--	26	--	
Total Gate Charge	Q_g	$V_{DS}=520V, I_D=7.0A, V_{GS}=10V$ (Note 4,5)	--	--	--	nC
Gate–Source Charge	Q_{GS}		--	3.6	--	
Gate–Drain Charge	Q_{gd}		--	8.3	--	


SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS





Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous Source Current	I_S	Integral Reverse PN Junction Diode in the MOSFET	--	--	7.0	A
Pulsed Source Current	I_{SM}		--	--	28	
Diode Forward Voltage	V_{SD}	$I_S=7.0A, V_{GS}=0V$	--	--	1.4	V
Reverse Recovery Time	T_{rr}	$I_S=7.0A, V_{GS}=0V, di/dt=100A/\mu s$ (Note 4)	--	346	--	ns
Reverse Recovery Charge	Q_{rr}		--	2.5	--	μC

Notes:

- $L=79mH, I_{AS}=2.4A, V_{DD}=100V, R_G=25\Omega$, starting temperature $T_J=25^\circ\text{C}$;
- $V_{DS}=0\sim 400V, I_{SD}\leq 7.0A, T_J=25^\circ\text{C}$;
- $V_{DS}=0\sim 480V$;
- Pulse Test: Pulse width $\leq 300\mu s$, Duty cycle $\leq 2\%$;**
- Essentially independent of operating temperature.

Typical Characteristics








Fig. 1A Peak Diode Recovery dv/dt Test Circuit




Fig. 1B Peak Diode Recovery dv/dt Waveforms

■ TEST CIRCUITS AND WAVEFORMS (Cont.)




Fig. 2A Switching Test Circuit




Fig. 2B Switching Waveforms




Fig. 3A Gate Charge Test Circuit




Fig. 3B Gate Charge Waveform




Fig. 4A Unclamped Inductive Switching Test Circuit




Fig. 4B Unclamped Inductive Switching Waveforms