



12V, 4.0 mΩ, 8.5A, Dual N-Channel

Feature


- R_{ss(on)} Max = 5.0mΩ(VGS=4.5V)
- 2KV ESD HBM
- Common-Drain Type
- ESD Protected Gate
- Pb-Free, Halogen-Free & RoHS Compliance

V _{SSS}	R _{ss(on)} Max	I _D
12V	4.0 mΩ@4.5V	8.5A
	4.3 mΩ@3.8V	
	4.9 mΩ@4.1V	
	6.8 mΩ@2.5V	


Application

- Lithium Ion Battery

Marking and pin assignment



Top View




1,3. Source1

4,6. Source2

2. Gate1

5. Gate2

Equivalent Circuit



Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Maximum	Units
Source to Source Voltage	V _{SSS}	12	V
Gate to Source Voltage	V _{GSS}	±8	V
Source Current(DC)	I _S	8.5	A
Source Current(Pulse) PW≤10μs, Duty Cycle≤1%	I _{SP}	85	A
Total Dissipation(Note2)	P _T	2.1	W
Junction Temperature	T _J	150	°C
Storage Temperature	T _{stg}	-55 ~ 150	°C

Note 1: Stresses exceeding those listed in the maximum ratings table may damage the device. If any of those limits are exceeded, device functionality should not be assumed. Damage may occur and reliability may be affected.



FTK6207SP

Thermal Resistance Ratings

Parameter	Symbol	Value	Units
Thermal Resistance(j-a)	$R_{\Theta JA}$	75	°C/W

Note2 : Surface mounted on ceramic substrate(5000 mm² × 0.8mm)

Electrical Characteristics (25°C)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Source to Source Breakdown Voltage	$V_{(BR)SSS}$	$I_S = 1 \text{ mA}, V_{GS} = 0 \text{ V}$ (Test Circuit 1)	12			V
Zero Gate Voltage Source Current	I_{SSS}	$V_{GS} = 10V, V_{SS} = 0 \text{ V}$ (Test Circuit 1)			1	μA
Gate To Source Leakage Current	I_{GSS}	$V_{GS} = \pm 8V, V_{SS} = 0 \text{ V}$ (Test Circuit 2)			± 10	μA
Gate Threshold Voltage	$V_{(GS)th}$	$I_S = 250\mu\text{A}, V_{SS} = 10V$ (Test Circuit 3)	0.4	0.95	1.4	V
Static Source to Source On-State Resistance	$R_{SS(on)}$	$I_S = 4.0 \text{ A}, V_{GS} = 4.5 \text{ V}$ (Test Circuit 4)	2.6	4.0	5.0	$\text{m}\Omega$
		$I_S = 4.0 \text{ A}, V_{GS} = 3.8 \text{ V}$ (Test Circuit 4)	2.8	4.3	5.5	
		$I_S = 4.0 \text{ A}, V_{GS} = 3.1 \text{ V}$ (Test Circuit 4)	3.2	4.9	6.5	
		$I_S = 4.0 \text{ A}, V_{GS} = 2.5 \text{ V}$ (Test Circuit 4)	3.8	6.8	10.5	
Turn On Delay Time	$t_{d(on)}$	$V_{SS} = 10 \text{ V}, V_{GS} = 4.0V$, $RL = 2.5\Omega$ (Test Circuit 5)		0.5		μs
Rise Time	t_r			1.3		
Turn-Off Delay Time	$t_{d(OFF)}$			3.3		
Fall Time	t_f			3.2		
Total Gate Charge	Q_g	$V_{SS} = 10 \text{ V} V_{GS} = 8 \text{ V}$, $I_S = 4.0 \text{ A}$ (Test Circuit 6)		32		nC
Forward Source to Source Voltage	$V_{F(S-S)}$	$I_F = 6.0 \text{ A}, V_{GS} = 0 \text{ V}$ (Test Circuit 7)			1.5	V


Note3 : Product parametric performance is indicated in the electrical characteristics for the listed test condition , unless otherwise noted product performance may not be indicated by the electrical characteristics if operated under different condition



FTK6207SP

Notes:







1. Mounted on FR4 board (25.4mm x 25.4mm x t1.0mm) using the minimum recommended pad size (36um Copper).
2. $t = 10\text{ }\mu\text{s}$, DutyCycle $\leq 1\%$.
3. Measurement circuit for td(on) / tr / td(off) / tf , when FET1 is measured, G2 and S2 are short-circuited.





FTK6207SP



Typical Characteristics





FTK6207SP


Typical Characteristics






FTK6207SP

Package Outline Dimensions(Unit:mm)



Suggested Pad Layout (Unit:mm)



Note:

1. Controlling dimension:in millimeters.
2. General tolerance: ± 0.050 mm.
3. The pad layout is for reference purposes only.