


Silicon Planar PNPN Thyristor

DESCRIPTION

Logic level sensitive gate triac intended to be interfaced directly to microcontrollers, logic integrated circuits and other low power gate trigger circuits.




FEATURES

- Blocking voltage to 400 V (MCR100-6/F) , 600V (MCR100-8/F)
- RMS on-state current to 0.8 A
- General purpose switching

APPLICATIONS

- General purpose switching
- Phase control applications
- Solid state relays.



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Storage junction temperature range	T_{stg}	-55-150	°C
Operating junction temperature range	T_j	-40-125	°C
Repetitive peak off-state voltage	V_{DRM}	600	V
Repetitive peak reverse voltage	V_{RRM}	600	V
RMS on-state current	$I_{T(RMS)}$	0.8	A
Non repetitive surge peak on-state current ($t_p=10ms$)	I_{TSM}	12	A
I^2t value for fusing ($t_p=10ms$)	I^2t	0.72	A^2s
Critical rate of rise of on-state current	dI/dt	50	$A/\mu s$
Peak gate current ($t_p=20\mu s, T_j=110^\circ C$)	I_{GM}	0.3	A
Peak gate power ($t_p=20\mu s, T_j=110^\circ C$)	P_{GM}	0.5	W
Average gate power dissipation ($T_j=110^\circ C$)	$P_{G(AV)}$	0.1	W



MCR100-8F-B

ELECTRICAL CHARACTERISTICS (Tamb=25°C unless otherwise specified)

Parameter	Symbol	Test conditions	MIN	MAX	UNIT	
On state voltage *	V _{TM}	I _{TM} =1A		1.7	V	
Gate trigger voltage	V _{GT}	V _{AK} =7V		0.8	V	
Peak Repetitive forward and reverse blocking voltage MCR100-6/F MCR100-8/F	V _{DRM} AND V _{RRM}	I _{DRM} = 10 μA	400 600		V	
Peak forward or reverse blocking current	I _{DRM} I _{RRM}	V _{AK} = Rated V _{DRM} or V _{RRM}		10	μA	
Holding current	I _H	I _{HL} =20mA ,V _{AK} =7V		5	mA	
Gate trigger current	I _{GT}	B	V _{AK} =7V	30	80	μA

* Forward current applied for 1 ms maximum duration, duty cycle≤1%.

Symbol	Test Condition	Value			Unit
		MIN.	TYP.	MAX.	
dV/dt	V _D =2/3V _{DRM} T _J =110°C R _{GK} =1KΩ	100	200	-	V/μs

THERMAL RESISTANCES

Symbol	Parameter	Value	Unit
R _{th(j-c)}	junction to case	38	°C/W

Typical Characteristics





FIGURE 3: Maximum power dissipation versus RMS on-state current




FIGURE 4: RMS on-state current versus case temperature




FIGURE 5 : Surge peak on-state current versus number of cycles




FIGURE 6: On-state characteristics (maximum values)




FIGURE 7 : Non-repetitive surge peak on-state current for a sinusoidal pulse with width $t_p < 10\text{ms}$ ($dl/dt \leq 50\text{A}/\mu\text{s}$)




FIGURE 8 : Relative variations of gate trigger current, holding current and latching current versus junction temperature

