

BT136-600


TRIAC

MAIN FEATURES

Symbol	value	unit
I _{T(RMS)}	4	A
V _{DRM/V_{RRM}}	600	V
I _{TSM}	25	A

GENERAL DESCRIPTION

Glass passivated triacs in a plastic envelope , intended for use in applications requiring high bidirectional transient andblocking voltage capability and high thermal cycling performance. Typical applications include motor control, industrial and domestic lighting , heating and static switching.



ABSOLUTE MAXIMUM RATINGS (Ta=25°C unless otherwise noted)

symbol	parameter	value	unit
I _{T(RMS)}	RMS on-state current (full sine wave)	T _C =107°C	4 A
I _{TSM}	Non repetitive surge peak on-state current (full sine wave, T _j =25°C)	t=20ms	25 A
		t=16.7ms	27
I _{GM}	Peak gate current	2 A	
P _{G(AV)}	Average gate power dissipation	T _j =125°C	0.5 W
T _{stg} T _j	Storage junction temperature range Operating junction temperature range	-40 to +150 -40 to +125	°C

ELECTRICAL CHARACTERISTICS (Ta=25°C unless otherwise specified)

Parameter	Symbol	Test conditions	Min	Max	Unit
Rated repetitive peak off-state/reverse voltage	V _{DRM} , V _{RRM}	I _D =10μA	600		V
Rated repetitive peak off-state current	I _{DRM} , I _{RRM}	V _D =620V		10	μA
On-state voltage	V _{TM}	I _T =5A		1.7	V
Gate trigger current	I	I _{GT}	T ₂ (+), G(+)	V _D =12V R _L =100Ω	5 mA
	II		T ₂ (+), G(-)		5 mA
	III		T ₂ (-), G(-)		5 mA
	IV		T ₂ (-), G(+)		10 mA
Gate trigger voltage	I	V _{GT}	T ₂ (+), G(+)	V _D =12V R _L =100Ω	1.45 V
	II		T ₂ (+), G(-)		1.45 V
	III		T ₂ (-), G(-)		1.45 V
	IV		T ₂ (-), G(+)		1.7 V
Holding current	I _H	I _T =100mA I _G =20mA		10	mA

■ Performance Curves

Fig 1. Gate Characteristics




Fig 2. On-State Voltage




Fig 3. Gate Trigger Voltage vs. Junction Temperature




Fig 4. On State Current vs. Maximum Power Dissipation




Fig 5. On State Current vs. Allowable Case Temperature





Fig 6. Surge On-State Current Rating (Non-Repetitive)



**Fig 7. Gate Trigger Current vs.
Junction Temperature**




Fig 8. Transient Thermal Impedance







Fig 9. Gate Trigger Characteristics Test Circuit




Test Procedure I



Test Procedure II



Test Procedure III



Test Procedure IV