

SEMICONDUCTOR TECHNICAL DATA

FC1511X

High Efficiency QR Boost PFC Constant Voltage Power Switch

FEATURES

- Quasi-Resonant for High Efficiency
- Support Single Windings Design
- Built-in HV MOSFET and Power Supply Circuit
- Low Cost Boost APFC Solution
- PF>0.9 and THD<10% with Universal Input
- Fast Startup < 200ms
- High Precision CV Regulation
- Very Low VDD Operation Current
- Excellent Line and Load Regulation
- Built-in Protections:
 - Output Over Voltage Protection (OVP)
 - Output Under Voltage Protection(UVP)
 - Cycle-by-Cycle Current Limiting (OCP)
 - Leading Edge Blanking (LEB)
 - On-Chip Thermal Fold Back (OTP)
- Available in SOP-7 and DIP-8 Package

GENERAL DESCRIPTION

FC1511X is a highly integrated Boost PFC Constant Voltage Power Switch. The IC utilizes Quasi-Resonant (QR) Boost topology with active PFC control for high PF, low THD, and high efficiency.


FC1511X integrates with demagnetization signal detection technology, high voltage MOSFET, high voltage startup and IC power supply circuit, which eliminates auxiliary windings for demagnetization detection and power supply, simplifies system design and lower cost.

FC1511X integrates functions and protections of Under Voltage Lockout (UVLO), Cycle-by-cycle Current Limiting (OCP), Thermal Foldback (OTP), Output Over Voltage Protection (OVP), Output Under Voltage Protection (UVP) etc.

APPLICATIONS

Constant Voltage PFC Application


TYPICAL APPLICATION CIRCUIT







High Efficiency QR Boost PFC Constant Voltage Power Switch

Pin Configuration





Marking Information



XXXXXX: Wafer for Code

Y: Year Code

WW: Week Code, 01-52

ZZ : Serial Number , 01-99 or A0-ZZ

X:1- FC15111 3- FC15113 4- FC15114 7 6 5 FC15112SP XXXXXX O YWWZZ

XXXXXX: Wafer for Code


Y : Year Code

WW: Week Code, 01-52

ZZ : Serial Number , 01-99 or A0-ZZ F, S: Control Number, 1-9 or A-Z, a-z

2/11

SOP-7 SOP-7



XXXXXX: Wafer for Code

Y : Year Code

WW: Week Code, 01-52

ZZ : Serial Number, 01-99 or A0-ZZ

DIP-8

Revision No: 0

Pin Description

Pin Number (SOP-7)	Pin Number (DIP-8)	Pin Name	I/O ⁽¹⁾	Description
1	2	COMP	I	Loop Compensation Pin.
2	3	GND	Р	IC Ground Pin
3	4	VDD	Р	IC Power Supply Pin. Connect a >2.2μF Capacitor between this Pin and GND
4	1	CS	Р	Current Sense Input Pin
5, 6	6, 7, 8	Drain	P Internal Power MOSFET Drain Pin	
7	5	FB	I	Output Voltage Setting Pin, Steady State Setting at 2.4V

(1) I - Input; P - Power




Ordering Information

Part Number ⁽²⁾	Description
FC15111SPA/FC15112SPA/FC15113SPA/FC15114SPA	SOP-7, Pb Free in T&R, 4000 Pcs/Reel
FC15114DP	DIP-8, Pb Free, 50 Pcs/Tube

⁽²⁾ Suffix "A" - Tape & Reel.

Block Diagram





2025.03.14

High Efficiency QR Boost PFC Constant Voltage Power Switch

Absolute Maximum Ratings(3)

Parameter	Value	Unit
DRAIN Pin Voltage Range	-0.3 to 500	V
VDD DC Supply Voltage	self-limited	V
VDD DC Clamp Current	10	mA
CS, FB, COMP Voltage Range	-0.3 to 7	V
P _{Dmax} , Power Dissipation @T _A =50 °C (SOP-7) ⁽⁴⁾	0.6	W
θ _{JA} , Thermal ResistanceJunction to Ambient (SOP-7) ⁽⁴⁾	165	°C/W
P _{Dmax} , Power Dissipation @T _A =50 °C (DIP-8) ⁽⁴⁾	0.9	W
θ _{JA} , Thermal ResistanceJunction to Ambient (DIP-8) ⁽⁴⁾	105	°C/W
Maximum Junction Temperature	150	°C
Storage Temperature Range	-65 to 150	°C
Lead Temperature (Soldering, 10sec.)	260	°C
ESD Capability, HBM (Human Body Model)	3	kV

- (3) Stresses listed as the above "Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to maximum rating conditions for extended periods may remain possibility to affect device reliability.
- (4) Maximum Power dissipation P_{Dmax} = $(T_{Jmax}$ - $T_A)/\theta_{JA}$. As ambient temperature rises, P_{Dmax} will decrease.

Recommended Operation Conditions

Parameter	Value	Unit
Operating Junction Temperature	-40 to 125	Ç

Electrical Characteristics (Ta = 25 °C, VDD=10V, if not otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
Supply Volta	Supply Voltage Section (VDD Pin)					
I _{VDD_st}	VDD Pin Start-up Current	VDD <v<sub>DD_Op</v<sub>		300	700	μΑ
I _{VDD_Op}	Operation Current	Fsw=7kHz	80	200	350	μΑ
V _{DD_Op}	VDD Operation Voltage		9	10	11.5	V
V _{DD_OFF}	VDD Under Voltage Lockout Enter		6.5	7.5	8	V
V _{DD_Clamp}	VDD Clamp Voltage	$I(V_{DD}) = 5mA$	13.5	14.1	15.5	V
Driver Section	Driver Section					
T _{dem_blank}	Turn Off Blanking Time(5)			2.5		μs
T _{on_max}	Maximum ON Time		20	30	40	μs






r	T						
T _{off_max_st}	Maximum OFF Time at Startup		105	150	195	μs	
T _{off_max}	Maximum OFF Time at Steady State		195	270	350	μs	
F _{max}	Max. Switching Frequency			200		kHz	
Current Sens	se Input Section (CS Pin)						
V _{cs_max}	Current Limiting Threshold		1.8	2	2.2	V	
T _{D_OC}	Over Current Detection and Control Delay			100		ns	
V _{cs_min_st}	Minimum Current Sensing Limit at Startup		0.6	0.67	0.73	V	
V _{cs_min}	Minimum Current Sensing Limit at Steady State		90	100	110	mV	
Output Prote	ection Section (FB PIN)						
V _{ref}	Reference Voltage		2.35	2.4	2.45	V	
V _{FB_OVP_EN}	Enter OVP Voltage	110% Ref	2.63	2.68	2.73	V	
V _{FB_OVP_EX}	Exit OVP Voltage	100% Ref	2.35	2.4	2.45	V	
V _{FB_OVP_Deb}	Debounce Time			10		μs	
V _{FB_UVP_EN}	Enter UVP Voltage	12% Ref	0.25	0.3	0.35	V	
V _{FB_UVP_EX}	Exit UVP Voltage	12.8% Ref		0.32		V	
V _{FB_UVP_Deb}	Debounce Time			10		μs	
CC Loop Co	mpensation Section (COMP Pir	n)					
V _{comp_H}	COMP High Clamp Voltage			4.5		V	
V _{comp_L}	COMP Low Clamp Voltage			1.2		V	
Over Tempe	rature Protection						
T _{OTP_EN}	Thermal Foldback Trigger Point ⁽⁵⁾			150		°C	
T _{OTP_EX}	OTP Recovery Threshold			140		°C	
HV Startup a	and IC Supply Section (Drain Pi	n)					
I _{HV}	HV Charging Current	Drain = 20V		10		mA	
IHV_leak	Leakage Current of HV Charging Circuit		10	40	60	μΑ	
Power MOSF	Power MOSFET Section (Drain Pin)						
V_{BR}	Power MOSFET Drain Source Breakdown Voltage		500			V	
		FC15111		9	11	Ω	
В	Static Drain-Source On	FC15112		5.8	6.5	Ω	
R_{dson}	Resistance	FC15113		2.8	3.5	Ω	
		FC15114		1.9	2.3	Ω	


⁽⁵⁾ Guaranteed by the Design.






Typical Characteristic







Revision No: 0



High Efficiency QR Boost PFC Constant Voltage Power Switch

Operation Description

FC1511X is a highly integrated Boost PFC Constant Voltage Power Switch. The IC utilizes Quasi-Resonant (QR) Boost topology with active PFC control for high PF, low THD, and high efficiency.

10V Regulator

In FC1511X, the 10V regulator charges VDD hold-up capacitor to 10V by drawing a current from the voltage on the DRAIN pin. Extremely low IC power consumption allows FC1511X to operate continuously from the current drawn from the DRAIN pin. A capacitor value about 2.2µF at least is sufficient for both high frequency decoupling and energy storage.

• System Start-Up Operation

After system power up, VDD hold up capacitor is charged by the internal HV startup circuit through DRAIN pin. When VDD pin voltage reaches the turn on threshold, the IC begins working. The COMP pin is pulled up to 1.2V quickly, then the IC begins to work at low switching frequency, the COMP pin voltage rises up gradually, thus the inductor peak current also rises up. The output voltage achieves a soft start without over shoot.

Constant Voltage (CV) Control

The FC1511X samples the output voltage through the FB pin and compares it with the internal highprecision 2.4V reference to maintain a constant output voltage. The output voltage under closed loop control is determined by the following formula:

$$V_{o}(V) = \frac{V_{ref}}{R_{rB1}} x(R_{rB1} + R_{rB2})$$

In the equation above,

2025, 03, 14

R_{FB1} --- the Resistor between FB pin and GND

RFB2 --- the Upper Voltage Divider Resistor

Leading Edge Blanking (LEB)

Each time the power MOSFET is switched on, a turn-on spike occurs across the sensing resistor. The spike is caused by the MOSFET parasitic capacitance and freewheeling diode reverse recovery current. To avoid premature termination of the switching pulse, an internal leading edge blanking circuit is built in. During this blanking period (300ns, typical), the PWM comparator is disabled and cannot switch off the gate driver.

Cycle-by-cycle Current Limit Protection (OCP)

The FC1511X limits the maximum inductor current through the MOFET each time the power MOSFET is turned on. When the CS voltage exceeds the peak current reference Vcs_max, the power MOSFET is immediately turned off.

Demagnetization Detection

FC1511X integrates demagnetization module which eliminates auxiliary windings to detect demagnetization signals for quasi-resonance control and lower cost.

• Time Control

In FC1511X, a blank time (typically $1\mu s$) is implemented to suppress ringing when the power MOSFET is off to avoid OVP false triggering. The maximum OFF time in FC1511X is typically 270 μs . FC1511X also integrates duty cycle clamping function. The maximum operation frequency is limited to less than 200 kHz.

Output Over Voltage Protection (OVP)

The output voltage can be detected by the FB pin. When the FB voltage is higher than FB High Voltage Threshold voltage (VFB_H), the power MOSFET stops switching immediately. The output

7/11



High Efficiency QR Boost PFC Constant Voltage Power Switch

over voltage is determined by:

$$V_{OVP}(V) = \frac{V_{FB_H}}{R_{FB1}} \times (R_{FB1} + R_{FB2})$$

where:

R_{FB1} --- the Resistor between FB pin and GND

R_{FB2} --- the Upper Voltage Divider Resistor

Light Load Mode

When the FC1511X detects a light load, the system enters Burst mode to improve efficiency of light load and reduce system standby loss.

• On Chip Thermal Foldback (OTP)

FC1511X integrates thermal foldback function. When the IC temperature is over $150\,^{\circ}$ C, the IC stops switching. When the IC temperature is under $140\,^{\circ}$ C, the system restart. In this way, the system temperature is limited and system reliability is also improved.

Soft Totem-Pole Gate Driver

FC1511X has a soft totem-pole gate driver with optimized EMI performance.

Revision No: 0

PCB Layout Guide


PCB layout is very important for reliable operation. Please follow guideline to optimize performance.

- The area of main power switching loop should be as small as possible to reduce the EMI radiation, such as the inductor charging loop consisted by the EMI filter capacitor, inductor and ic; the inductor discharging loop consisted by the inductor, freewheeling diode and output capacitor.
- 2. Place the VDD Cap, COMP Cap, FB Res as close as the IC as possible.
- The power ground of the current sampling resistor is as thick as possible and should be as close as the IC GND as possible.
- 4. Increase the copper area of the Drain pin to improve thermal performance.





Package Dimension



Symbol	Dimensions i	n Millimeters	Dimensions in Inches	
Symbol	Min.	Max.	Min.	Max.
А	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.300	1.500	0.051	0.059
b	0.330	0.510	0.013	0.020
С	0.170	0.250	0.007	0.010
D	4.700	5.100	0.185	0.201
Е	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
е	1.270 (BSC)		0.050	(BSC)
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°







2025. 03. 14


High Efficiency QR Boost PFC Constant Voltage Power Switch

Package Dimension

DIP-8








Symbol	Dimensions i	Dimensions in Millimeters		s in Inches	
Symbol	Min.	Max.	Min.	Max.	
А	3.600	4.150	0.142	0.163	
A1	0.510	-	0.020	-	
A2	3.150	3.400	0.124	0.134	
В	0.380	0.560	0.015	0.022	
B1	1.524	1.524 (BSC)		0.060 (BSC)	
С	0.200	0.350	0.008	0.014	
D	9.000	9.400	0.354	0.370	
Е	6.200	6.500	0.244	0.256	
E1	7.620	(REF)	0.300 (REF)		
е	2.540 (BSC)		0.100	(BSC)	
L	3.000	3.600	0.118	0.142	
E2	7.620	9.300	0.300	0.366	





Tape and Reel Information

SOP-7



Reel Dimensions (mm)					
Α	B (Inner Diameter)	W1	W2 Max	Т	
330	100	12.4	18.4	1.5	

Tape Dimensions					
Symbol	Dimensions (mm)	Symbol	Dimensions (mm)		
Е	1.75±0.10	W	12.00±0.10		
F	5.50±0.10	Р	8.00±0.10		
P2	2.00±0.10	A0	6.60±0.10		
D	1.50 ^{+0.1}	B0	5.30±0.10		
D1	1.55±0.05	K0	1.90±0.10		
P0	4.00±0.10				