


Features

- Surface Mount Package
- N-Channel Switch with Low R_{D(on)}
- Operated at Low Logic Level Gate Drive
- ESD Protected
- Complementary to FTK2009SOT883
- AEC-Q101 qualified

Applications


- Load/Power Switching
- Interfacing Switching
- Battery Management for Ultra Small Portable
- Electronics
- Logic Level Shift

Package and Pin Configuration



DFN1006-3L

Circuit diagram



Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V _{DS}	20	V
Gate-Source Voltage	V _{GS}	±10	V
Continuous Drain Current	I _D	0.7	A
Pulsed Drain Current ($t=300\mu\text{s}$) ⁽¹⁾	I _{DM}	1.8	A
Power Dissipation ⁽²⁾	P _D	100	mW
Thermal Resistance from Junction to Ambient	R _{θJA}	833	°C/W
Junction Temperature	T _J	150	°C
Storage Temperature	T _{STG}	-55~+150	°C



FTK2008SOT883

N-Channel Enhancement Mode MOSFET

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Type	Max	Unit
Static Characteristics						
Drain-source breakdown voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	20			V
Zero gate voltage drain current	I_{DSS}	$V_{\text{DS}} = 20\text{V}, V_{\text{GS}} = 0\text{V}$			1	μA
Gate-body leakage current	I_{GSS}	$V_{\text{GS}} = \pm 10\text{V}, V_{\text{DS}} = 0\text{V}$			± 10	μA
Gate threshold voltage ⁽³⁾	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$	0.35	0.75	1.1	V
Drain-source on-resistance ⁽³⁾	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 4.5\text{V}, I_D = 650\text{mA}$		130	250	$\text{m}\Omega$
		$V_{\text{GS}} = 2.5\text{V}, I_D = 550\text{mA}$		190	370	
Forward transconductance	g_{FS}	$V_{\text{DS}} = 10\text{V}, I_D = 500\text{mA}$			1.2	S
Dynamic characteristics⁽⁴⁾						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 16\text{V}, V_{\text{GS}} = 0\text{V}, f = 1\text{MHz}$			120	pF
Output Capacitance	C_{oss}				20	
Reverse Transfer Capacitance	C_{rss}				15	
Switching Characteristics⁽⁴⁾						
Turn-on delay time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 10\text{V}, I_D = 500\text{mA}, V_{\text{GS}} = 4.5\text{V}, R_G = 10\Omega$		6.7		ns
Turn-on rise time	t_r			4.8		
Turn-off delay time	$t_{\text{d}(\text{off})}$			17.3		
Turn-off fall time	t_f			7.4		
Source-Drain Diode characteristics						
Diode Forward voltage ⁽³⁾	V_{DS}	$I_S = 0.15\text{A}, V_{\text{GS}} = 0\text{V}$			1.2	V

Typical Performance Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. ID




Figure 3. On-Resistance vs. VGS




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance




Figure 6. Source-Drain Diode Forward

Typical Performance Characteristics(Con.)




Figure 7. Capacitance




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Drain Current




Figure 11. Safe Operating Area






Figure 12. R_{θJA} Transient Thermal Impedance

DFN1006-3L Package Outline Drawing



SYM	DIMENSIONS					
	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.45	0.50	0.55	0.018	0.020	0.022
A1	0.00	0.02	0.05	0.000	0.001	0.002
b	0.45	0.50	0.55	0.018	0.020	0.022
b1	0.10	0.15	0.20	0.004	0.006	0.008
C	0.12	0.15	0.18	0.005	0.006	0.007
D	0.95	1.00	1.05	0.037	0.039	0.041
e	0.65 BSC			0.026 BSC		
E	0.55	0.60	0.65	0.022	0.024	0.026
E1	0.15	0.20	0.25	0.006	0.008	0.010
L	0.20	0.25	0.30	0.008	0.010	0.012
L1	0.05 REF			0.0002 REF		

Suggested Land Pattern



SYM	DIMENSIONS	
	MILLIMETERS	INCHES
C	0.25	0.010
X	0.65	0.024
Y1	0.50	0.020
Y2	0.50	0.020
Y3	0.25	0.010
Z	0.20	0.008