


4.4A, 500V, 1.5Ω N-CHANNEL POWER MOSFET

Power MOSFET

DESCRIPTION


- FTK5N50 is 500V High voltage N-Channel enhancement mode power MOS-FET chip fabricated in advanced silicon epitaxial planar technology;
- Advanced termination scheme to provide enhanced voltage-blocking capability;
- Avalanche Energy Specified;
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode;
- FTK5N50 product is widely used in AC-DC power suppliers, DC-DC converters and H-bridge PWM motor drivers.



FEATURES

- * 4.4A, 500V, $R_{DS(ON)}=1.5\Omega$
- * Single Pulse Avalanche Energy Rated
- * Rugged - SOA is Power Dissipation Limited
- * Fast Switching Speeds
- * Linear Transfer Characteristics
- * High Input Impedance

SYMBOL



ORDERING INFORMATION

Ordering Number	Package	Pin Assignment			Packing
		1	2	3	
FTK5N50P	TO-220	G	D	S	Tube
FTK5N50F	TO-220F	G	D	S	Tube
FTK5N50DD	TO-263	G	D	S	Tape Reel
FTK5N50I	TO-251	G	D	S	Tube
FTK5N50D	TO-252	G	D	S	Tape Reel

Note: Pin Assignment: G: Gate D: Drain S: Source



FTK5N50P/F/DD/D/I

■ ABSOLUTE MAXIMUM RATINGS (T_a = 25°C, unless otherwise specified)

PARAMET		SYMBOL	RATINGS	UNIT
Drain to Source Voltage (T _J = 25°C ~ 125°C)		V _{DS}	500	V
Drain to Gate Voltage (R _{GS} = 20kΩ) (T _J = 25°C ~ 125°C)		V _{DGR}	500	V
Gate to Source Voltage		I _{GS}	±30	V
Drain Current	Continuous	I _D	4.4	A
	T _a = 100°C	I _D	2.8	A
	Pulsed	I _{DM}	17.6	A
Maximum Power Dissipation (T _O -251/252/T _O -220F/220/263)	T _C = 25°C	P _D	45/45/31/62.5	W
	Derating above 25°C		0.36/0.36/0.25/0.5	W/°C
Single Pulse Avalanche Energy Rating (V _{DD} =50V, starting T _J = 25°C, L=19.7mH, R _g = 25Ω, peak I _{AS} = 5.0A)		E _{AS}	270	mJ
Junction Temperature		T _J	+150	°C
Storage Temperature		T _{STG}	-55 ~ +150	°C

Note: 1. Signified recommend operating range that indicates conditions for which the device is intended to be functional, but does not guarantee specific performance limits.

2. Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ ELECTRICAL CHARACTERISTICS (T_C = 25°C, unless Otherwise specified.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Drain-Source Breakdown Voltage	BV _{DSS}	I _D = 250μA, V _{GS} = 0V	500			V
Gate to Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0		4.0	V
On-State Drain Current (Note 1)	I _{D(ON)}	V _{DS} > I _{D(ON)} × R _{DS(ON)MAX} , V _{GS} = 10V	4.5			A
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Rated BV _{DSS} , V _{GS} = 0V			1	μA
		V _{DS} = 0.8 × Rated BV _{DSS} , V _{GS} = 0V, T _J = 125°C			10	μA
Gate to Source Leakage Current	I _{GSS}	V _{GS} = ±20V			±100	nA
Drain to Source On Resistance (Note 2)	R _{DS(ON)}	I _D = 2.5A, V _{GS} = 10V		1.15	1.5	Ω
Forward Transconductance (Note 2)	g _{FS}	V _{DS} ≥ 10V, I _D = 2.5A	2.5	4.2		S
Turn-On Delay Time	t _{DLY(ON)}	V _{DD} = 250V, I _D ≈ 2.5A, R _{GS} = 25Ω, R _L = 50Ω (Note 2)		23		ns
Rise Time	t _r			17		ns
Turn-Off Delay Time	t _{DLY(OFF)}			40		ns
Fall Time	t _f			13		ns
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10V, I _D = 5A,		12		nC
Gate to Source Charge	Q _{GS}	V _{DS} = 0.8 × Rated BV _{DSS}		3.4		nC
Gate to Drain "Miller" Charge	Q _{GD}	I _{G(REF)} = 1.5mA (Note 3)		4.5		nC
Input Capacitance	C _{ISS}	V _{DS} = 25V, V _{GS} = 0V, f = 1.0MHz		510		pF
Output Capacitance	C _{OSS}			69		pF
Reverse - Transfer Capacitance	C _{RSS}			6		pF

Note: 1. Pulse Test: Pulse width ≤ 300μs, Duty cycle ≤ 2%

2. MOSFET Switching Times are Essentially Independent of Operating Temperature.

3. Gate Charge is Essentially Independent of Operating Temperature.



■ ELECTRICAL CHARACTERISTICS (Cont.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SOURCE TO DRAIN DIODE SPECIFICATIONS						
Source to Drain Diode Voltage (Note 1)	V_{SD}	$T_J = 25^{\circ}\text{C}, I_{SD} = 5\text{A}, V_{GS} = 0\text{V}$			1.4	V
Continuous Source to Drain Current	I_{SD}	Note 2			5.0	A
Pulse Source to Drain Current	I_{SDM}				20	A
Reverse Recovery Time	t_{RR}	$T_J = 25^{\circ}\text{C}, I_{SD} = 5\text{A},$ $di_{SD}/dt = 100\text{ A}/\mu\text{s}$		300		ns
Reverse Recovery Charge	Q_{RR}			3.1		μC

Note:

1. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty cycle $\leq 2\%$
2. Modified MOSFET symbol showing the integral reverse P-N junction diode as below.

TEST CIRCUITS AND WAVEFORMS




FIGURE 1. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 2. UNCLAMPED ENERGY WAVEFORMS




FIGURE 3. SWITCHING TIME TEST CIRCUIT




FIGURE 4. RESISTIVE SWITCHING WAVEFORMS




FIGURE 5. GATE CHARGE TEST CIRCUIT




FIGURE 6. GATE CHARGE WAVEFORMS

Fig1. $I_D - V_{DS}$




Fig2. $I_D - V_{GS}$




Fig3. $BV_{DSS} - T_j$




Fig4. $R_{DS(ON)} - I_D$




Fig5. $I_S - V_{SD}$




Fig6. $R_{DS(ON)} - T_j$




Fig 7. C - V_{DS}




Fig8. Qg- V_{GS}




Fig9. Safe Operation Area




Fig10. ID - T_j




Fig11. Transient Thermal Response Curve

