

SEMICONDUCTOR TECHNICAL DATA


FTVL05UUL2

Transient Voltage Suppressors for ESD Protection General Description

The FTVL05UUL2 is designed to protect voltage sensitive components that require ultra low capacitance from ESD and transient voltage events.

Excellent clamping capability, low capacitance, low leakage, and fast response time, make these parts ideal for ESD protection on designs where board space is at a premium.

Because of its low capacitance, it is suited for use in high frequency designs such as USB 2.0 high speed and antenna line applications.



Specification Features:

- Ultra Low Capacitance 0.5 pF
- Low Clamping Voltage
- Small Body Outline Dimensions: 0.039"x 0.024"(1.00 mm x 0.60 mm)
- Low Body Height: 0.020"(0.5 mm)
- Stand off Voltage: 5 V
- · Low Leakage
- Response Time is Typically < 1.0 ns
- IEC61000-4-2 Level 4 ESD Protection
- This is a Pb Free Device



Ordering information

Device	Marking	Shipping		
FTVL05UUL2	D	10000/Tape&Reel		

Mechanical Characteristics:

CASE: Void-free, transfer-molded, thermosetting plastic

Epoxy Meets UL 94V- 0 **LEAD FINISH:** 100% Matte Sn (Tin)

QUALIFIED MAX REFLOW TEMPERATURE: 260°C

Device Meets MSL 1 Requirements

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
IEC 61000-4-2 (ESD) Contact Air		± 10 ±15	kV
Total Power Dissipation on FR5 Board (Note 1) @ T _A = 25°C	P _D	150	mW
Storage Temperature Range	T _{stg}	-55 to +150	°C
Junction Temperature Range	TJ	-55 to +125	°C
Lead Solder Temperature-Maximum (10 Second Duration)	TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. $FR-5 = 1.0 \times 0.75 \times 0.62$ in.




ELECTRICAL CHARACTERISTICS

(T_A = 25 °C unless otherwise noted)

Symbol	Parameter
I _{PP}	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ IPP
V _{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ \(\frac{1}{2} \)
V_{BR}	Breakdown Voltage @ I _T
I _T	Test Current
I _F	Forward Current
V _F	Forward Voltage @ IF
P _{pk}	Peak Power Dissipation
С	Capacitance @ V _R = 0 and f = 1.0 MHz

^{*}See Application Note AND8308/D for detailed explanations of datasheet parameters.



ELECTRICAL CHARACTERISTICS

 $(T_A = 25^{\circ}C \text{ unless otherwise noted}, V_F = 1.0 \text{ V Max.} @ I_F = 10 \text{ mA for all types})$

		V _{RWM} (V)	I _R (μΑ) @ V _{RWM}	V _{BR} (V) @ 뉴 (Note 2)	Ι _Τ	C (pF)		V _C (V) @ I _{PP} = 1 A (Note 3)	٧c
Device	Device Marking	Max	Max	Min	mA	Тур	Max	Max	Per IEC61000-4-2 (Note 4)
FTVL05UUL2	D	5.0	1.0	5.4	1.0	0.5	0.9	9.8	Figures 1 and 2 See Below

- 2. V_{BR} is measured with a pulse test current I_T at an ambient temperature of 25 $^\circ\!\!\!\!\!\!^{\circ}$
- Surge current waveform per Figure 5.
 For test procedure see Figures 3 and 4 and Application Note AND8307/D.




Figure 1. ESD Clamping Voltage Screenshot Positive 8 kV Contact per IEC61000 -4-2

Revision No: 0




Figure 2. ESD Clamping Voltage Screenshot Negative 8 kV Contact per IEC61000-4-2



FTVL05UUL2

IEC 61000-4-2 Spec.

Level	Test Voltage (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 3. IEC61000-4-2 Spec




Figure 4. Diagram of ESD Test Setup

The following is taken from Application Note AND8308/D – Interpretation of Datasheet Parameters for ESD Devices.

ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000-4-2 waveform. Since the IEC61000-4-2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.





Figure 5. 8 X 20 µs Pulse Waveform





SOD882 / ULP-2

DIMENSION OUTLINE

Unit:mm

