

Transient Voltage Suppressors ESD Protection Diodes with Ultra – Low Capacitance

The FTV3.3LBUL2 is designed to protect voltage sensitive components that

require ultra-low capacitance from ESD and transient voltage events. Excellent clamping capability, low capacitance, low leakage, and fast response time, make these parts ideal for ESD protection on designs where board space is at a premium. Because of its low capacitance, it is suited for use in high frequency designs such as USB 2.0 high speed and antenna line applications.

Specification Features:

- Ultra Low Capacitance 0.5 pF
- Low Clamping Voltage
- Small Body Outline Dimensions: 0.039" x 0.024"(1.00 mm x 0.60 mm)
- Low Body Height: 0.016" (0.4 mm)
- Stand-off Voltage: 3.3 V
- Low Leakage
- Response Time is Typically < 1.0 ns
- IEC61000-4-2 Level 4 ESD Protection
- This is a Pb-Free Device

Mechanical Characteristics:

CASE: Void- free, transfer- molded, thermosetting plastic Epoxy Meets UL 94 V- 0 **LEAD FINISH:** 100% Matte Sn (Tin)

QUALIFIED MAX REFLOW TEMPERATURE: 260 °C


Device Meets MSL 1 Requirements

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
IEC 61000-4-2 (ESD Contact Air		±10 ±15	kV
Total Power Dissipation on FR5 Board (Note 1) @ T₄ = 25°C	P _D	150	mW
Storage Temperature Range	T _{stg}	-55 to +150	°C
Junction Temperature Range	TJ	-55 to +125	°C
Lead Solder Temperature-Maximum (10 Second Duration)	ΤL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. FR-5 = 1.0 x 0.75 x 0.62 in.



—O 2

Ordering information

Device	Marking	Shipping
FTV3.3LBUL2	S	10000/Tape&Reel






FTV3.3LBUL2

ELECTRICAL CHARACTERISTICS

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$

Symbol	Parameter		
I _{PP}	Maximum Reverse Peak Pulse Current		
V _C	Clamping Voltage @ IPP		
V _{RWM}	Working Peak Reverse Voltage		
I _R	Maximum Reverse Leakage Current @ VRWM		
V _{BR}	Breakdown Voltage @ IT		
Ι _Τ	Test Current		
١ _F	Forward Current		
VF	Forward Voltage @ IF		
P _{pk}	Peak Power Dissipation		
С	Capacitance @ VR = 0 and f = 1.0 MHz		





ELECTRICAL CHARACTERISTICS (TA = 25°C unless otherwise noted, VF = 1.0 V Max. @ IF = 10 mA for all types)

		V _{RWM} (V)	I _R (uA) @ V _{RWM}	V _{BR} (V) @ I _T (Note 2)	ΙŢ	с	(pF)	V _C (V) @ I _{PP} = 1 A (Note 3)	Vc
Device	Device Marking	Max	Max	Min	mA	Тур	Max	Max	Per IEC61000-4-2 (Note 4)
FTV3.3LBUL2	S	3.3	1.0	4.8	1.0	0.5	0.9	10	Figures 1 and 2 See Below

VBR is measured with a pulse test current IT at an ambient temperature of 25°C.
Surge current waveform per Figure 5.

4. For test procedure see Figures 3 and 4.









Figure 2. ESD Clamping Voltage Screenshot Negative 8 kV Contact per IEC61000-4-2



FTV3.3LBUL2

IEC 61000-4-2 Spec.

Level	Test Voltage (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8









Figure 4. Diagram of ESD Test Setup




First Silicon




FTV3.3LBUL2

OUTLINE AND DIMENSIONS


S0D882



SOD882				
Dim	Min	Min Typ Max		
D	0.95	1.00	1.05	
Е	0.55	0.60	0.65	
е	- 0.64 -			
L	0.44	0.49	0.54	
b	0.20 0.25 0.30			
А	0.43	0.48	0.53	
A1	0 - 0.05			
A3	0.127REF.			
All Dimensions in mm				



SOLDERING FOOTPRINT



Dimensions	(mm)
С	0.70
G	0.30
Х	0.40
X1	1.10
Y	0.70

SOTEINE AND DIMENSI